This paper describes the development of a SPICE sub-circuit model for an avalanche triggered SCR used for ESD protection. The approach for developing the model is presented, including the extensive use of TCAD tools, which provides physical insight. This is the first SPICE model presented for an avalanche triggered SCR demonstrating accurate terminal behavior under both steady state and transient triggering conditions. It is intended for use in a design environment for examining ESD circuit behavior at the clip level.
Introduction
Design of ESD protection circuits is an important part of product development. From a process development view, the challenges posed by the trends in advanced technologies include the thinning of the gate oxides, the shallow source/drain junctions, and the importance placed on reduced U 0 capacitance (1) . In addition, ESD circuits are complex and often consist of multiple stages that integrate various components to form a complete structure (2) (3) (4) . In order to address these challenges economically, a systematic ESD circuit development approach is necessary.
In this paper, we present the results of a novel approach that emphasizes SCR physics and operation using detailed TCAD simulations and component measurements. The process and device simulations yield valuable insight into the dynamics of the ESD components and circuits. Silicon test structures were fabricated to verify the TCAD results. The systematic methods outlined here emphasize the use of CAD tools for ESD protection circuit analysis and synthesis. Methods of validating the models are proposed. Fig. 1 shows the layout of the avalanche triggered SCR used in this study. The input pad is connected to P+ and N+ diffusions inside an N-well, as well as to one end of an N+ dfiised resistor. The drain of a grounded gate NMOS is connected to the other end of the resistor. This connection also leads to the internal chip circuitry in the actual product. The cross section of this circuit is shown in Fig. 2 . The SCR consists of the P+ difFusion/N-well/P-well/N+ source diffusion combination. The N+ resistor allows the internal voltage to be clamped to the drain junction breakdown level of 15V, which is sufficient to protect the gate oxide, even though the pad voltage may exceed this value. The Human Body Model (HBM) ESD failure threshold for this device is above 6KV. The AT-SCR is an example of a complex protection circuit consisting of multiple stages and components. A systematic approach is necessary in order to develop an accurate SPICE model. Fig. 3 shows a flow chart of the process used in developing the SPICE model for the AT-SCR. From the layout and the simulations, four specific components were identified:
Avalanche Triggered SCR Description
NMOS transistor in breakdown mode,
All of these components were simulated individually using the TMNAvant! TCAD tools. As an example, Fig. 4 shows the lateral NPN transistor mid-injection current flowlines during the forward gummel simulation. Simulations were also run for the complete ESD circuit.
Specially designed test structures including the ESD circuit and its components were fabricated and characterized in order N-well to verify the simulations. The modeling data were collected using IC-CAP software. LabVIEW software on a PC was used for measuring the characteristics of the components on different wafers for statistics. In this case, generic routines using parameterized bias conditions were helpful in gathering the data for all of the components in an efficient manner.
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Circuit measurements were made on the integrated SCR structure using a TEKTRONIX curve tracer for steady state triggering and on-state characteristics. A pulse generator was used to apply -15 nsec rise time voltage pulses to the circuit through a load resistor. Source and pad voltages were measured using a lGHz bandwidth digital oscilloscope. The fast rise time measurements required hgh frequency probes and a test fixture designed to minimize lead inductance and capacitance. Packaged parts were used for these transient measurements, on circuits that had been previously characterized using component measurements and w e tracer data. The steady state and transient circuit level data were useful for validating the ESD sub-circuit SPICE model. holding mode (4, 5) . D is the SCR trigger point and E is latchup. F is the holding point, just before the SCR turns back off. The MOS avalanche current (at point B) through the P-well resistance serves to raise tlie potential near the surface. allowing the P-well/N+ source diffusion to become forward biased and to become an electron emitter. Some of these electrons diffuse through the P-well and drift to the N+ contact in the N-well, which now behaves as a NPN collector The SPICE representation of this circuit is shown in Fig. 6 . The possibility of avalanche breakdown of the resistor N+/Pwell junction, observed under some conditions, is accounted for with diode D 1. D2 is the N-welvP-substrate diode. Fig.  7 shows the SPICE simulation result of the curve trace data shown in Fig. 5 , including the turn off slope. This simulation Figure 9 shows the measured and simulated response of the SCR voltages under the transient excitation. Figure 10 shows the simulated pad current for the same transient condition. 
0-
ESD Simulations
